
#4 P.1





FACSIMILE TRANSMITTAL TO THE UNITED STATES PATENT AND TRADEMARK OFFICE

	•	FACSIMILE NO.:	
To:		PACSIMILE INO.:	TELEPHONE NO.:
Comm P.O. B	top Amendment hissioner for Patents fox 1450 ton, VA 22313-1450	(571) 273-8300	() - /
	VIION:	Examiner:	Internation Le
	Art Unit:		
Prom:			Telephone No.:
David	Cordeiro, Reg. No. 48	134	(408) 474 - 9057
RE: Serial No.: 10/502,40		10/502,407	
	Attorney Docket N	O.: DE02 0024	
	SION INCLUDES:		32 Pages (including cover sheet)
	Withdraw Abandonm	ent – 2 pages	
tion to	Withdraw Abandonm Abandonment - 1 page	ent – 2 pages	
tion to	· -		
tion to	Abandonment – 1 page		
tion to	Abandonment - 1 page age with Transmittal L	etter - 28	UNDER 37 CFR 1.8
tion to	Abandonment - 1 page age with Transmittal I CERTIFIE eby certify that this correspond	etter – 28 CATE OF TRANSMISSION	UNDER 37 CFR 1.8 o the Patent and Trademark Office
tion to	Abandonment - 1 page age with Transmittal I CERTIFI	etter – 28 CATE OF TRANSMISSION	UNDER 37 CFR 1.8 to the Patent and Trademark Office
tion to	Abandonment - 1 page age with Transmittal I CERTIFIE eby certify that this correspond	etter – 28 CATE OF TRANSMISSION	UNDER 37 CFR 1.8 to the Patent and Trademark Office

founded by

1109 McKay Drive San Jose, CA 95131 408-434-3000

www.nxp.com

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

First-Named Inventor: Robert Tolkiehn

Docket No.:

DE02 0024 US

Application No.: 10/502,407 Conf.: 3922

Art Unit:

Date Filed:

07/22/2004

Examiner:

PEC: VE Title: CIRCUIT CONFIGURATION AND METHOD OF GENERATING THE DRIVE SIGNAL OF THE DEFLECTION TRANSISTOR OF A CATHODE RAY TUBE

PETITION TO WITHDRAW ABANDONMENT UNDER MPEP SECTION 711.03(c)

Sir:

Applicant(s) hereby petition to withdraw the holding of abandonment as evidenced by the Notice of Abandonment dated 05/20/2005 (copy attached).

The holding of abandonment is in error for the following reasons.

In response to the Notification of Abandonment, the full U.S. Basic National Fee with authorization to charge to Deposit Account 14-1270, and a Certificate of Mailing, was transmitted by Applicant(s) Attorney on July 22, 2004 (a copy is enclosed).

The holding of abandonment was in error, and Applicant(s) hereby petition for its withdrawal.

I hereby declare that all statements made herein of my own knowledge are true and that all statements made on information are believed to be true; and further that these statements were made with the knowledge that willful false statements and the like so made are punishable by fine or imprisonment, or both, under Section 1001 of Title 18 of the United States Code and that such willful false statements may jeopardize the validity of the application or any patent issued thereon.

The Commissioner is hereby requested and authorized pursuant to 37 CFR §1.136(a)(3), to treat any concurrent or future reply in this application requiring a petition for extension of time for its timely submission, as incorporating a petition for extension of time for the appropriate length of time. Please charge any additional fees which may now or in the future be required in this application, including extension of time fees, but excluding the issue fee unless explicitly requested to do so, and credit any overpayment, to Deposit Account No. 50-4019

Date:	31	19	07	
				
			,	

Respectfolly submitted,

By

David Cordeiro, Reg. No. 48,134

NXP B.V.

1109 McKay Drive, M/S-41SJ San Jose, California 95131 (408) 474-9057

Enclosures:

Copy of Abandonment

Copy of Transmittal Letter authorizing to Charge Deposit Account

Authorization to charge fees to deposit account 50-4019

Page 1 of 1



JUITED STATES PATENT AND TRADEMARK OFFICE

United States Patent and Fraderies
Address COMMISSIONER FOR PATENTS
P.O. DO: 1459
Alexandria, Viginia 22313-1459
www.zyto.gor.

U.S. APPLICATION NUMBER NO. FIRST NAMED APPLICANT ATTY. DOCKET NO. 10/502,407 Robert Tolkichn DE02 0024 US

INTERNATIONAL APPLICATION NO.

PCT/IB02/00183 LA. FILING DATE PRIORITY DATE

01/22/2003

Philips Electronics North America Corporation Intellectual Property & Standard 1109 McKay Drive, M/S41-SJ San Jose, CA 95131

CONFIRMATION NO. 3922

02/01/2001

371 ABANDONMENT/TERMINATION LETTER

OC000000016026059

Date Mailed: 05/20/2005

NOTIFICATION OF ABANDONMENT

The United States Patent and Trademark Office in its capacity as a Designated / Elected Office (37 CFR 1.495) has made the following determination:

Applicant has failed to provide the full U.S. Basic National Fee by 30 months (37 CFR 1.495(b)(2)).

Therefore, the above identified application failed to meet the requirements of 35 U.S.C. 371 and 37 CFR 1.495, and is ABANDONED AS TO THE UNITED STATES OF AMERICA.

CHARITTA A BURT

Telephone: (703) 308-9140 EXT 207

FORM PCT/DO/EO/909 (371 Abandonment Notice)

to Revue

PART 1 - ATTORNEY/APPLICANT COPY

PAGE 4/32 * RCVD AT 3/19/2007 5:48:01 PM [Eastern Daylight Time] * SVR:USPTO-EFXRF-6/36 * DNIS:2738300 * CSID:408 474 9081 * DURATION (mm-ss):10-56

Express Mail: EV508238700US DOCKET NO .: DE02 0024 US INT'L FILING DATE: 22 January 2003 DATE MALEO: 722104 FIRST INVENTOR: TOLKIEHN, Robert ATTORNEY: SIMO / dim MLE: "Circuit configuration and method of generating the drive signal of the deflection transistor of a cathode ray tube" terms listed have been received in the USPTO on the dete indicated by the stemp below. ▼ Transmittal Letter Cert. of Mailing I Fees paid by deposit account ✓ PCT Application - 11 pages
 ✓ Includes specification, 17 claims & abstract Letter to Off. Draftsman ☑ Preliminary Amendment - 5 pages Assignment with Recordation Form Cover Sheet - Fees paid ☐ Declaration & POA ~ 1 page IDS with Form PTO-1449 copy of 3 cited refs. Power of Attorney to Prosecute Application Before the USPTO JUL 2 8 2004 Statement Under 37 CFR 3.73(b)

Philips IP&S

Mailing Label

			UNITED STATES POS	TOL SERVICE	Post Office To Addressee
ORIGIN (POSTAL U	SE ONLY		DELIVERY (POST	AL USE ONLY	
PO ZIP Ceds	Day of Delivery	Flat Rate Eswelope	Delvary Attempt	Times	Employee Signature
	Chest Descend		Ma. Day	DAM DPM	1
Date ir	1	Postage	Delivery Attempt	Tisma	Eropizyos Signatura
Mo. Oly YAN	Come Dome	s	Mo. Day	DAM DEM	1
- Tशा≄ ≱ः	: Metary	Potum Receipt Pee	Delivery Date	Tare .	. Employee Sig. Laters
C AM T PM	Canan Clanson		Ma Day	CAN DPM	: :
Yaighi	Intl Alpha Scarring Code	COD Fee Insulance Fee	echiesee of alternace's	emekadi, il relak dijiliyary k Kanara Michallany arabika	dictional matermanilus immurance in suid if n he name without obtaining signature of the judges that article care be infi to secure
No Disevery	Acospières Gerk leithig	, Tafal Possage & Fres.	locations and sustains the MO DEL RESET Transaction	y chiambamatahan, a	greature constitutes will proof of defluery.
GUE ON EX MEDIA		S	<u> </u>	<u> </u>	Outpries Signature
METHOD OF PAYMENT: Express Mer Comprise Appr. No.	X940495		Fadout Agarey Acct. No. or Fastal Service Acct., No.		
FROM: public reason	H08	474-90160	TO: PLEASE FROM	Prov	
1- DANIE	L L WITH	ALE	r	7100	*
	LECTRONICS UAL PROPERT	NA CORP Y & STAND.	M/S PCT COMMISS	IDNER FO	R PATENTS
1109 NCKA	YOR		PO BOX	450	•
MAIL STUP SAN JOSE		A 95131-1706	ALEXANDI	RIA	VA 22313-1450
DE0201	524 US		·		
		د	1		د
PRESS HARD.					
You are making 3 capies	FOR PICKUP OF	TRACKING CALL 1-8	00-222-1811 WV	w.usps.cor	n マ <i>르 355 근</i>

U.S. DEPARTMENT OF COMMERCE	PATENT AND TRADEMARK OFFICE	ATTORNEY'S DOCKET NO.	
TRANSMITTAL LETTER	TRANSMITTAL LETTER TO THE UNITED STATES		
DESIGNATED/ELECTED OFFICE (DO/EO/US)		U.S. APPLICATION NO. (If known, see 37 CFR 1.5)	
	IG UNDER 35 U.S.C. 371		
INTERNATIONAL APPLICATION NO.	INTERNATIONAL FILING DATE	PRIORITY DATE CLAIMED	
PCT/IB02/00183	22 January 2003	26 January 2002	
TITLE OF INVENTION			
Circuit configuration and method	of generating the drive signal of th	e deflection transistor of a cathode ray	
APPLICANT(S) FOR DO/EO/US	Koninklijke Philips Electronics N	I.V.	
Applicant(s) herewith submit to the Unit information:	ed States Designated/Elected Office (DO/	EO/US) the following items and other	
1. This is a FIRST submission of	items concerning a filing under 35 U.S.C.	371.	
2. This is a SECOND or SUBSEC	UENT submission of items concerning a	filing under 35 U.S.C. 371.	
re-	ational examination procedures (35 U.S.C		
examination until the expiration	of the applicable time limit set in 35 U.S	.C. 371(b) and PCT Articles 22 and 39(1).	
4. A proper Demand for Internation priority date.	nal Preliminary Examination was made b	y the 19th month from the earliest claimed	
5. A copy of the International App	olication as filed (35 U.S.C. 371 (c)(2))		
	(required only if not transmitted by the is	nternational Bureau).	
	y the International Bureau.	·	
c. is not required, as the a	pplication was filed in the United States I	Receiving Office (RO/US).	
l 	l Application into English (35 U.S.C. 37)		
·	e International Application under PCT A		
	h (required only if not transmitted by the		
	by the International Bureau.		
1	owever, the time limit for making such an	endments has NOT expired	
d. 🛛 have not been made an			
i	to the claims under PCT Article 19 (35 U	I.S.C. 371 (e)(3)).	
9. An oath or declaration of the in-			
l _		Report under PCT Article 36 (35 U.S.C.	
Items 11. to 16. below concern docu	ment(s) or information included.	•	
	ement under 37 C.F.R. 1.97 and 1.98.	i	
l			
		ance with 37 C.F.R. 3.28 and 3.31 is included.	
13. A FIRST preliminary amendme			
A SECOND OR SUBSEQUEN	T preliminary amendment.		
14. A substitute specification.			
15. A change of power of attorney a	ind/or address letter.		
16. Other items or information:			
Power of Attorney to Prosec	cute Application Before the USPTO [PTO	/SB/90]	
Statement under 37 CFR 3.3			
Authorization Pursuant to 3'	7 CFR § 1.136(a)(3) and to Charge Depos	it Account <u>14-1270</u> .	
3 Sheet(s) of Drawings			
CERTIFICATE OF MAILING	Λ		
envelope addressed to "Mail Stop PCT, Comm	ng depositeti with the United States Postal Ser- issioned for Patents, PO Roy 1450, Adination	vice with sufficient postage for first class mail in an	
. 1122/AN		· · · · · · · · · · · · · · · · · · ·	
(Date) (Signate	Daniel L. Michalek		

U.S. APPLICATION NO. (If k	nown, see 37 CFR 1.5) INTERNA	TIONAL FILD	IG NO	ATTO	RNEY'S DOCKET	NIMBED	
1			DE02 0024 US				
17 M The 6-12		CT/1B02/00	103	<u> </u>	CALCULATION		
17. The following fee		-			CALCULATIO	NO FIO OSE ONE	
Search Deport has been an	EE (37 C.F.R. 1.492(A)(1)	H(5)):			}		
Search Report has been prepared by the EPO or JPO							
	International preliminary-examination fee paid to USPTO (37 CFR 1.482)\$690.00 No international preliminary examination fee paid to USPTO (37 CFR 1.482)						
but international search	fee paid to USPTO (37 CFR	1.445(a)(2)	5 75	0.00		÷	
international search fee	ninary examination fee (37 C (37 C.F.R. 1.445(a)(2)) paid	to USPTO	\$97	0.00			
International preliminary en and all claims satisfied p	camination fee paid to USPT Provisions of PCT Article 33(O (37 CFR 1.4 2)-(4)	182) \$ 9	6.00			
	TE BASIC FEE AMOUN			.00			
months from the earliest cla	rmishing the oath or declaration imed priority date (37 C.F.R.	on later than (. 1 492(e)).	20 🔲 30		\$0.00		
CLAIMS	NUMBER FILED	# EXTRA	RATE				
Total Claims	17 - 20 ==	D	x \$ 18.00	0	\$0.00		
Independent claims	1-3=	0	x \$ 84.00	0	\$0.00		
MULTIPLE DEPENDENT	CLAIM(S) (if applicable)	0	+ \$280.0	0	\$0.00		
	•		CULATION	is =	\$970.00		
Reductions by 1/2 for filing Statement must also be filed	by small entity, if applicable (Note 37 C.F.R. 1.9, 1.27, 1	. Verified Sm .28)	all Entity		\$0.00		
			SUBTOTA		\$970.00		
Processing fee of \$130.00 for months from the earliest cla	or furnishing the English tran imed priority date (37 C.P.R.	slation later the 1.492(f)).	an 🗌 20 🔲 :	30 +	\$0.00		
			ATIONAL FE		\$970.00		
Fee for recording the enclos accompanied by an appropri	ed assignment (37 C.F.R. 1.2 iate cover sheet (37 C.F.R. 3.	(1(h)). The as 28,3.31). \$40	signment mus .00 per proper	t be ty+	\$40.00		
		TOTAL FEE	S ENCLOSE	2D =	\$1010.00		
		•			Amount to be Refunded	S	
					Charged	\$	
Please charge my Dep	osit Account No. 14-1270	(Customer	No. <u>24737</u>) i	in the a	amount of <u>\$1010.</u>	M to cover the	
above fees. A duplicate copy of this sheet is enclosed. The Commissioner is hereby authorized to charge any additional fee, with the exception of the Base Issue Fee, which may be required, or credit any overpayment to Deposit Account No. 14-1270. A duplicate copy of this sheet is enclosed.							
may be required, or cre	cuit any overpayment to Depo	isit Aecount!	No. <u>14-1270</u> .	A dup	licate copy of this	sheet is enclosed.	
revive (37 C.F	oropriate time limit unde LR. 1.137(a) or (b)) must	r 37 C.F.R. : be filed and	1.494 or 1.49 granted to 1	95 bas resto:	s not been met, . re the applicatio	a petition to on to pending	
starus.							
SEND ALL CORRESPO	ONDENCE TO:						
PHILIPS ELECTRONICS NO	RTH AMERICA CORPORAT	ION	11	سرو			
Intellectual Property & St	andards		Mus.	<u>~}</u>	C~~		
1109 McKay Drive, M/S4	I-SJ				ons, Reg. No. 4		
San Jose, California 95131 Tel.: (408) 474-9075							

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

Appl. No.

Unassigned

Confirmation No.

Unassigned

Applicant

TOLKIEHN, Robert

Filed TC/A.U. Examiner

Concurrently Unassigned Unassigned

Docket No.

DE02 0024 US

Customer No.

24738

Commissioner for Patents P.O. Box 1450 Alexandria, VA 22313-1450

PRELIMINARY AMENDMENT

Sir:

Prior to calculation of the filing fee and examination please amend the aboveidentified application as follows:

Amendments to the Specification there are no amendments in this paper.

Amendments to the Claims begin on page 2 of this paper.

Remarks/Arguments begin on page 5 of this paper.

Appl. No. Unassigned; Docke. DE02 0024US Amdt. dated 08-JUL-04 Preliminary Amendment

- 8. (CURRENTLY AMENDED) A method of operating a circuit configuration, in particular a circuit configuration as claimed in claim 1-any one of elaims 1-to-3, characterized in that the target phase (ZP3) of the second phase-locked loop (PLL2) is constant.
- 9. (CURRENTLY AMENDED) A method as claimed in claim 8, characterized in that the target phase (ZP3) of the second phase-locked loop (PLL2) is 10%.
- 10. (CURRENTLY AMENDED) A method of operating a circuit configuration, in particular a circuit configuration as claimed in eny one of claims-1 to 3, claim 1 characterized in that the dynamic component of the target phase (ZP3) of the second phase-locked loop (PLL2) is less than 20% of the entire horizontal modulation. (hmod).
- 11. (CURRENTLY AMENDED) A method of operating a circuit configuration, in particular a circuit configuration as claimed in any one of claims 1 to 3, claim 1 characterized in that the dynamic component of the target phase (ZP3) of the second phase-locked loop (PLL2) is approximately 7% of the entire horizontal modulation (hmod).
- 12. (CURRENTLY AMENDED) A method of operating a circuit configuration, in particular a circuit configuration as claimed in any one of claims 1-to 3, claim 1 characterized in that the adjustment of the horizontal modulation (hmod) takes place in two parts (hmod1 and hmod2), wherein the first part (hmod1) is realized in the first delay block (DB1), and the second part (hmod2) is realized in the second phase-locked loop. (PLL2).
- 13. (CURRENTLY AMENDED) A method as claimed in claim 12, characterized in that the first part (hmod1) realizes the larger component of the adjustment of the horizontal modulation (hmod), and the second part (hmod2) realizes the smaller component.

RECEIVED
CENTRAL FAX CENTER

MAR 1 9 2007

Appl. No. Unassigned; Docke, J. D£02 0024US Amdt. dated 08-JUL-04 Preliminary Amendment

Amendments to the Claims

- 1. (CURRENTLY AMENDED) A circuit configuration for generating the drive signal of the deflection transistor of a cathode ray tube comprising a two-PLL system, characterized in that a delay block (DB1)-is connected between the first and the second phase-locked loop. (PLL1, PLL2).
- 2. (CURRENTLY AMENDED) A circuit configuration as claimed in claim 1, characterized in that the output (HREF) of the first phase-locked loop (PLL1) is connected to the input of the delay block (DB1).
- 3. (CURRENTLY AMENDED) A circuit configuration as claimed in claim 1 or 2, characterized in that the output of the first delay block (DB1) is connected to an input of the second phase-locked loop. (PLL2).
- 4. (CURRENTLY AMENDED) A method of operating a circuit configuration, in particular a circuit configuration as claimed in claims 1 to 3, characterized in that the horizontal modulation (hmod) is a control value for the delay block. (DB1).
- 5. (CURRENTLY AMENDED) A method as claimed in claim 4, characterized in that, together, the constant component (constant component constant component (constant component constant constant
- 6. (CURRENTLY AMENDED) A method as claimed in claim 4-or-5, characterized in that the constant component (const1) of the first phase-locked loop PLL1 is 30%.
- 7. (CURRENTLY AMENDED) A method as claimed in claim 4 any one of elaims 4 to 6, characterized in that the constant component (const2) of the first delay block (DB1) is 80%.

Appl. No. Unassigned; Docket DE02 0024US Amdt. dated 08-JUL-04 Preliminary Amendment

- 14. (CURRENTLY AMENDED) A method as claimed in claim 13, characterized in that the first part (hmod1) is 14% and the second part (hmod2) is 1%.
- 15. (CURRENTLY AMENDED) A method as claimed in any one of claims 4 to 14, claim 4 characterized in that the horizontal modulation (hmod) is 15%.
- 16. (CURRENTLY AMENDED) A method as claimed in any one of claims 12 to 15, claim 12 characterized in that the target phase (ZP2) for the first delay block (DB1) lies in a range from 66% to 94%, and the target phase (ZP3) for the second phase-locked loop (PLL2) lies in a range from 9% to 11%.
- 17. (CURRENTLY AMENDED) A method as claimed in any one of claims 4 to 16, claim 4 characterized in that the circuit configuration is implemented digitally.

Appl. No. Unassigned; Docker DE02 0024US Amdt. dated 08-JUL-04 Preliminary Amendment

REMARKS/ARGUMENTS

The foregoing amendment(s) to claim(s) was/were made solely to avoid filing the claim in the multiple dependent form so as to avoid the additional filing fee.

The claim(s) was/were not amended in order to address issues of patentability and Applicant respectfully reserves all rights she may have under the Doctrine of Equivalents. Applicant furthermore reserves her right to reintroduce subject matter deleted herein at a later time during the prosecution of this application or continuing applications.

Please charge any fees other than the issue fee and credit any overpayments to Deposit Account 14-1270.

Respectfully submitted,

Date: ____1|20|20U

By Curs-Simons, Reg. No. 45,110 (408) 474-9075

Correspondence Address:

Intellectual Property & Standards
Philips Electronics North America Corporation
1109 McKay Drivo; Mail Stop SJ41
San Jose, CA 95131 USA

24738

2473.8
PATENT TRADEMARK OFFICE

10

15

20

25

1

26.08.2003

Circuit configuration and method of generating the drive signal of the deflection transistor of a cathode ray tube

The invention relates to a circuit configuration for generating the drive signal (HDRV = horizontal drive) for the deflection transistor that drives the oscillating circuit for the horizontal deflection of a cathode ray tube (CRT = cathode ray tube). The horizontal synchronization signal (HSYNC) and the horizontal flyback (HFB) are used as the input signals for the circuit configuration. The horizontal flyback is hereby proportional to the oscillating circuit voltage. Circuit configurations of this kind may be implemented as analog or digital.

The invention relates, in particular, to a circuit configuration that uses two phase-lock loops (PLLs). The first of these phase-lock loops hereby generates an internal, low-interference reference. The second of these phase-lock loops controls the phase angle of the loop "internal reference - horizontal drive (HDRV) - deflection transistor - oscillating circuit and horizontal flyback (HFB)". By contrast with the first control loop, this second control loop follows the dynamic, horizontal modulation, which is visible on the monitor by means of parallelogram setting, for instance. The second control loop has a very much smaller time constant T_{100p2}. It is known from the described circuit configuration for the generation of the drive signal of a deflection transistor and from other realizations that, in the ideal case, firstly, the horizontal position (hpos = horizontal position) and, secondly, the horizontal modulation (hmod = horizontal modulation) should each have an adjustment range of up to ±15%. A further, third requirement is that the horizontal duty time of the deflection transistor should be up to 60% and its storage time up to 30%. For example, approximately 2 msec storage time corresponds to 30% of the period at 140 kHz sweep frequency. In the known systems, all three of these requirements cannot be fulfilled. The overall coherence of the system means that an improvement of the value for one of the requirements leads to a deterioration of one of the other values.

The conventional circuit configuration for generating the drive signal for the deflection transistor has proved its worth, but the broad adjustment ranges required for the

5

10

15

20

25

30

PHDE020024

2

26.08.2003

horizontal position and the horizontal modulation in deflection transistors having long duty times and storage times cannot be achieved without increasing the back coupling of the second phase-lock loop by one period. This delaying of the reaction time would lead to a deterioration of the control response of the second phase-lock loop, and is generally not acceptable.

It is therefore the object of the invention to specify a circuit configuration which achieves the broad adjustment ranges required for the horizontal position and the horizontal modulation, even for a deflection transistor with a long duty time and storage time, without increasing the delay of the back coupling of the second control loop.

This object is achieved in accordance with the invention in that a first delay block is connected between the output of the first phase-lock loop and the input of the second phase-lock loop. The input signal of the delay block is the horizontal reference, and the output signal is a delayed, second horizontal reference, which is, in turn, an input signal of the second phase-lock loop. Together, the constant component of the first phase-lock loop and the constant component of the first delay block amount to more than 100%. The circuit configuration in accordance with the invention gives rise to a change in the phase measurement of the second phase-lock loop: the phase of the horizontal flyback is now measured against the delayed, second horizontal reference rather than against the single horizontal reference, as with the conventional circuit configuration.

The principle and advantage of the invention is that, for all horizontal positions (hpos) and horizontal modulations (hmod) together, i.e. for the range for hpos+hmod of -30% to +30%, the delayed, second horizontal reference lies between the occurrence of the horizontal flyback (HFB) and the start of the horizontal drive signal (HDRV) for the deflection transistor. This means that, following expiry of the horizontal flyback, the phase measurement can immediately proceed to the generation of the next horizontal drive signal (HDRV), and therefore a minimal delaying of the control loop (minimal loop latency) is achieved. With a required storage time of 60% and a duty time of 30%, it is thereby possible always to undertake phase measurement in the 10% slot remaining. The phase measurement thereby does not restrict the adjustment range of the horizontal modulation (hmod).

One further advantage of the circuit configuration in accordance with the invention is that the phase angle of the signals is always such that the phase detectors in the

3

26.08.2003

two phase-lock loops initially measure the time of occurrence of the horizontal synchronization signal (HSYNC) and the horizontal flyback (HFB), then measure the time of occurrence of the first horizontal reference and the second horizontal reference, and finally produce the difference between these. The phase detectors are simplified as a result, especially in the case of digital implementations.

The invention will be further described with reference to examples of embodiments shown in the drawings, to which, however, the invention is not restricted.

Fig. 1 shows, in sub-figures a) and b), a block circuit diagram 1 of the circuit configuration in accordance with the invention with different control values.

Fig. 2 shows the signal waveform of the horizontal synchronization signal over time.

Fig. 3 shows the signal waveform of the horizontal reference over time. Fig. 4 shows the signal waveform of the second horizontal reference over

Fig. 5 shows the signal waveform of the drive signal over time.

Fig. 6 shows the signal waveform of the horizontal flyback over time.

The signal waveforms in Figs. 2 to 6 represent the steady state.

20

25

30

15

time.

The block diagram 1 of a two-PLL system shown in Fig. 1a) comprises a first phase-lock loop PLL1, a first delay block DB1, a second phase-lock loop PLL2, a second delay block DB2, and an RS flip-flop FF. An output of the first phase-lock loop PLL1 is connected to an input of the first delay block DB1. An output of the first delay block DB1 is connected to an input 2 of the second phase-lock loop PLL2. An output of the second phase-lock loop PLL2 is branched and led to an input S of an RS flip-flop FF and to an input of a second delay block DB2. An output of the second delay block DB2 is connected to an input R of the RS flip-flop FF. The two-PLL system described below is used, in particular, for the horizontal deflection of a cathode ray tube. Interface signals to the remaining system are the horizontal synchronization HSYNC, the drive signal HDRV for the deflection transistor and the horizontal flyback HFB. The drive signal HDRV, which is generated by the circuit configuration in accordance with the invention, switches the deflection transistor on and off.

Δ

26.08.2003

The horizontal flyback HFB represents the position of the electronic ray on the monitor. Control values for the system shown are:

- for the first phase-lock loop PLL1:

as target phase ZP1: the horizontal position hoss, plus a constant component const1, which is generated in the first phase-lock loop and, in this embodiment example, is 30%, and

the quasi-static horizontal position, which is preset by the overall system, and is hos $= \pm 15\%$, so that ZP1 = 15% to 45%.

- for the delay block DB1:

as target phase ZP2: the dynamic horizontal modulation hmod, plus a constant component const2, which is generated in the first delay block and, in this embodiment example, is 80%, and

the horizontal modulation hmod, which is preset by the overall system, and is $hmod = \pm 15\%$, so that ZP2 = 65% to 95%.

15

20

25

30

10

- for the second phase-lock loop PLL2:

as target phase ZP3: a constant component const3, which is generated in the second phase-lock loop and, in this embodiment example, is 10%, so that ZP3 also = 10%.

- for the second delay block DB2:

as target phase ZP4: the quasi-static horizontal duty time hduty, which is preset by the overall system, so that ZP4 = hduty = 40% to 60%.

The block diagram 1 shown in Fig. 1b) comprises the same elements as shown in Fig. 1a). The difference consists in the control values for delay block DB1 and the second phase-lock loop PLL2. In this embodiment example, control values for these are as follows:

- for delay block DB1:

as target phase ZP2: the first dynamic horizontal modulation hmod1 plus a constant component const2, which is generated in the first delay block and, in this embodiment example, is 80%, and

the first horizontal modulation hmod1, which is preset by the overall system and is hmod1 = $\pm 14\%$, so that ZP2 = 66% to 94%.

- for the second phase-lock loop PLL2:

as target phase ZP3: the second horizontal modulation hmod2 plus a constant component const3, which is generated in the second phase-lock loop and, in this embodiment example, is 10%, and

Mar 19 2007 2:15PM

10

15

25

5

26.08.2003

the second horizontal modulation, which is preset by the overall system, and is $hmod2 = \pm 1\%$, so that ZP3 = 9% to 11%.

In this embodiment example in accordance with Fig. 1b), adjustment of the horizontal modulation hmod takes place in two parts, hmod1 and hmod2, wherein hmod = hmod1+hmod2. It is preferred that the larger part hmod1 of, for example, +/- 14% is realized in the first delay block DB1, and the smaller part hmod2 of, for example, +/- 1% is realized in the second phase-lock loop PLL2. Owing to the division of the horizontal modulation, values that are especially suited to a digital implementation arise.

Fig. 2 shows the signal waveform of the horizontal synchronization signal HSYNC. A period interval identified as 100% starts and ends with the leading edge of a square-wave signal. The pulse duration is generally less than 25% and the leading edge or the center of the horizontal synchronization signal HSYNC is generally used as the reference point.

Fig. 3 shows the signal waveform of the internal, low-interference, horizontal reference HREF (= horizontal reference). The influence of target phase ZPI of 15% to 45% on the output signal HREF of the first phase-lock loop PLL1 is shown with a dotted line. The square-wave pulse shown with a solid line illustrates the influence of constant component const1 = 30% in the case of hpos = 0%. The square-wave pulses at approximately 15% and approximately 45% show that the boundaries of the adjustment range of horizontal position hpos, which should fulfill the requirements of $\pm 15\%$, have been reached, i.e. they are shifted 30% in order that they are only positive.

Fig. 4 shows the signal waveform of the delayed, second horizontal reference HREF2. In the example shown, the component, measured from the input signal HREF of delay block DB1 onwards, is const2 = 80%. This means that, in the case where hpos = 0% and hmod = 0%, viewed over a period interval of 100%, the leading edge of the square-wave signal of the second horizontal reference HREF2 appears at 10% of a period interval after the leading edge of the horizontal synchronization signal. This derives from formula 1:

30% (HREF) + 80% (HREF2) - 100% (HSYNC) = 10% (HFB) (1)

The maximum influence of the reference input variable hpos = ±15% is

illustrated by the square-wave pulse shown with a dotted line to the right and left of the
square-wave pulse shown with a solid line for hpos = 0%. The maximum effect of reference
input variable hmod = ±15% is shown by the square-wave pulse shown with a dotted line to
the right and left externally. The requirement for hmod can therefore be fulfilled in addition
to the requirements for hpos, both requirements are ±15%.

Mar 19 2007 2:15PM

5

10

15

20

25

30

6

26.08.2003

408-474-9081

Fig. 5 shows the signal waveform of the generated drive signal HDRV for the deflection transistor. The solid line shows the maximum pulse duration of 60%. The segments shown with dotted lines represent drive signal HDRV at a maximum pulse duration of 60% for the cases (hpos+hmod) = -30%, -15%, +15% and +30%.

Fig. 6 shows the signal waveform of the horizontal flyback HFB. In the example shown with a solid line, the horizontal flyback is in phase with the horizontal synchronization signal. Horizontal flyback HFB always appears with a delay constituting the storage time after switch-off of the deflection transistor (trailing edge of HDRV). Accordingly, the phase angle of horizontal flyback HFB varies in accordance with that of drive signal HDRV.

In a preferred embodiment of the invention, target phase ZP3 of the second phase-lock loop PLL2 is constant, e.g. 10%, and the horizontal modulation hmod is realized exclusively in target phase ZP2 of delay block DB1.

In a variant for operating the circuit configuration in accordance with the invention, target phase ZP2 for the first delay block DB1 lies in a range comprising the first part hmod1 and a constant component const2, so that ZP2 = hmod1 +80%. For hmod1, ±14% is preferably selected, thereby giving rise to a range from 66% to 94% for target phase ZP2. In addition, with this variant, target phase ZP3 for the second phase-lock loop PLL2 lies in a range formed from the second part and a constant component const3, so that ZP3 = \text{hmod2} + 10%. For hmod2, ±1% is preferably selected, thereby giving rise to a range from 9% to 11% for target phase ZP3. This variant is particularly suited to digital implementation.

The circuit configuration in accordance with the invention generates a second horizontal reference signal HREF2, which, viewed over time, lies between the square-wave signal of the horizontal flyback and the square-wave signal of the drive signal for the deflection transistor for all horizontal positions hpos and horizontal modulations hmod together, i.e. for the range from hpos+hmod = -30% to hpos+hmod = +30%. For long storage times, e.g. TSTORAGE = 30%, of the deflection transistor, and for long duty times, e.g. hduty = 60%, a time of 10% remains for the phase measurement and back coupling of the second phase-lock loop PLL2.

In summary, for the circuit configuration in accordance with the invention with a delay block DB1, a larger range for the horizontal modulation, more duty time and/or more storage time are acceptable for the positioning of the second horizontal reference signal HREF2 between the horizontal flyback HFB and the generated drive signal HDRV as

7

26.08.2003

compared with the prior art, without extending the delay of the back coupling of the phase-lock loop to more than one period interval.

15

20

PHDE020024

8

26.08.2003

CLAIMS:

- 1. A circuit configuration for generating the drive signal of the deflection transistor of a cathode ray tube comprising a two-PLL system, characterized in that a delay block (DB1) is connected between the first and the second phase-locked loop (PLL1, PLL2).
- 5 2. A circuit configuration as claimed in claim 1, characterized in that the output (HREF) of the first phase-locked loop (PLL1) is connected to the input of the delay block (DB1).
- 3. A circuit configuration as claimed in claim 1 or 2, characterized in that the output of the first delay block (DB1) is connected to an input of the second phase-locked loop (PLL2).
 - 4. A method of operating a circuit configuration, in particular a circuit configuration as claimed in claims 1 to 3, characterized in that the horizontal modulation (hmod) is a control value for the delay block (DB1).
 - 5. A method as claimed in claim 4, characterized in that, together, the constant component (const1) of the target phase (ZP1) of the first phase-locked loop (PLL1) and the constant component (const2) of the first delay block (DB1) are greater than 100%.
 - 6. A method as claimed in claim 4 or 5, characterized in that the constant component (const1) of the first phase-locked loop PLL1 is 30%.
- 7. A method as claimed in any one of claims 4 to 6, characterized in that the constant component (const2) of the first delay block (DB1) is 80%.
 - 8. A method of operating a circuit configuration, in particular a circuit configuration as claimed in any one of claims 1 to 3, characterized in that the target phase (ZP3) of the second phase-locked loop (PLL2) is constant.

19 2007 2:16PM

PHDE020024

9

26.08.2003

- 9. A method as claimed in claim 8, characterized in that the target phase (ZP3) of the second phase-locked loop (PLL2) is 10%.
- 5 10. A method of operating a circuit configuration, in particular a circuit configuration as claimed in any one of claims 1 to 3, characterized in that the dynamic component of the target phase (ZP3) of the second phase-locked loop (PLL2) is less than 20% of the entire horizontal modulation (hmod).
- 10 11. A method of operating a circuit configuration, in particular a circuit configuration as claimed in any one of claims 1 to 3, characterized in that the dynamic component of the target phase (ZP3) of the second phase-locked loop (PLL2) is approximately 7% of the entire horizontal modulation (hmod).
- 12. A method of operating a circuit configuration, in particular a circuit configuration as claimed in any one of claims 1 to 3, characterized in that the adjustment of the horizontal modulation (hmod) takes place in two parts (hmod1 and hmod2), wherein the first part (hmod1) is realized in the first delay block (DB1), and the second part (hmod2) is realized in the second phase-locked loop (PLL2).

20

- 13. A method as claimed in claim 12, characterized in that the first part (hmod1) realizes the larger component of the adjustment of the horizontal modulation (hmod), and the second part (hmod2) realizes the smaller component.
- 25 14. A method as claimed in claim 13, characterized in that the first part (hmod1) is 14% and the second part (hmod2) is 1%.
 - 15. A method as claimed in any one of claims 4 to 14, characterized in that the horizontal modulation (hmod) is 15%.

30

16. A method as claimed in any one of claims 12 to 15, characterized in that the target phase (ZP2) for the first delay block (DB1) lies in a range from 66% to 94%, and the target phase (ZP3) for the second phase-locked loop (PLL2) lies in a range from 9% to 11%.

10

26.08.2003

17. A method as claimed in any one of claims 4 to 16, characterized in that the circuit configuration is implemented digitally.

11

26.08.2003

ABSTRACT:

Circuit configuration for generating the drive signal (HDRV) for the deflection transistor that drives the oscillating circuit for the horizontal deflection of a cathode ray tube (CRT). The circuit configuration in accordance with the invention generates a second, horizontal reference signal (HREF2), which, viewed over time, lies between the signal for the horizontal flyback (HFB) and the square-wave signal of the drive signal (HDRV) for the deflection transistor, for all possible horizontal positions (hpos) and horizontal modulations (hmod). Connected between the output of the first phase-lock loop (PLL1) and the input of the second phase-lock loop (PLL2) is a delay block (DB1). In accordance with the invention, the phase measurement of the horizontal flyback (HFB) in relation to the second horizontal reference signal (HREF2) always takes place in the time constituting 10% of a period. For the positioning of the second horizontal reference signal (HREF2), the first delay block (DB1) is, in accordance with the invention, added to the conventional circuit configuration.

Fig. 1a

PTO/SB/80 (12-03)
Approved for use through 11/50/2005. OMB 0651-0035
U.S. Patent and Trademark Office; U.S. DEPARTMENT OF COMMERCE
Under the Paperwork Reduction Act of 1993, no partious are required to respond to a collection of information unless it displays a valid CMB control number.

POWER OF ATTORNEY TO PROSECUTE APPLICATIONS BEFORE THE USPTO

1 bacaba	y appoint:						
Thereby	у арронн.				_		
X Pra	actifioners associated with the Customer Number:	ľ	247	30			
OR	· •	L	241.				
Practitioner(s) named below (if more than ten patent practitionars are to be named, then a customer number must be used):							
lr	Name			Registration	Number		7
l ⊢							4 1
 -							-
! ⊢							-
				., .	 _		┨ ┃
							1
			<u> </u>				1 1
!] [
-		<u></u>					4)
-							-
	**						J {
any and a	y(s) or agent(c) to represent the undersigned before it potent applications assigned <u>only</u> to the undersign of this form in accordance with 37 GFR 3.73(b).	ed accord	d States Patent and ing to the USPTO (d Trademark O essignment nec	Moe (USPTC ords or essig	D) in connection w yzmeni document	•
Assigne	e Name and Address:	<u>. </u>					{
_							- 1
. Kor	ninklijke Philips Electronics	N.V.					
	cenewoudseweg 1 21 BA Eindhoven, The Netherlan			•			
30.	i de Elikhovel, lie Nederlar	KLS					1
							l
							i
А сору	of this form, together with a statement	under 3	7 CFR 3.73(b)	(Form PTO)	SB/96 or	equivalent) is	,
required	i to be filed in each application in which compisted by one of the practitioners a	n this to	nm is used. T	he stateme	nt under 1	17 CFR 9.73/b)
authoriz	ed to act on behalf of the assignee, an	g masi sphoniz	ed in this form Identify the so	n une appo alication in	intou prat which thi	cuttoner is is Power of	ľ
Attorne	y isto be filed.						
The individual whose signature and title is supplied below is authorized to set on behalf of the assignee							
Name	Matthieu van Kepp		···			· · · · · ·	
Signature	huan			Cale	Amil	LA 2004	
Title	Authorized Representative			Telephone	(914) 33	3-9600	
This collection	on of information is required by 37 d.r.d. 1.31 and 1.31. The	momento	is required to obtain	er polyan a benef	by the public	which is to Sie (and	by the
including ga	on of information is required by 37 (194 1.31 and 1.23. The received by 38 is presented by 38 is presented by 38 if the required by 38 is presented by 38 is presente	n form to f	THE USPTO. Tene will	ans emission is a	promise incide	ime a milnites to con Must case. Any con	mptete, errenés
					he Chief Infor ES OR COM	mellon Officer, U.S. PLEYED FORMS TO	Patent O 1145
ADDRESS.	SERIO TO: Consensationer for Patents, P.O. Box 1	450, Alex	andria, VA 22313	1450			

If you need assistance in completing the form, call 1-800-PTO-9199 and select option 2.

PTO/SB/95 (08-03)

Approved for use through 07/31/2006, OMB 0651-0031
U.S. Petent and Trademark Office; U.S. DEPARTMENT OF COMMERCE

Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it displays a valid OMB control number STATEMENT UNDER 37 CFR 3.73(b) Applicant/Patent Owner: Koninklijke Philips Electronics N.V. Application No./Patent No.: Concurrently Filed/Issue Date: Concurrently Entitled: Circuit configuration and method of generating the drive signal of the deflection transistor of a cathode ray tube Koninklijke Philips Electronics N.V. corporation (Name of Assignes) (Type of Assignee, e.g., corporation, partnership, university, government agency, etc.) states that it is: 1. It the assignee of the entire right, title, and interest; or an assignee of less than the entire right, title and interest. The extent (by percentage) of its ownership interest is In the patent application/patent identified above by virtue of either: A. [-] An assignment from the inventor(s) of the patent application/patent identified above. The assignment was recorded in the United States Patent and Trademark Office at Reel , Frame ___ _, or for which a copy thereof is attached. OR B. [] A chain of title from the inventor(s), of the patent application/patent identified above, to the current assignee as shown below: 1. From: The document was recorded in the United States Patent and Trademark Office at Reel . Frame , or for which a copy thereof is attached. From: The document was recorded in the United States Patent and Trademark Office at Reel . Frame , or for which a copy thereof is attached. 3. From: The document was recorded in the United States Patent and Trademark Office at _, Frame , or for which a copy thereof is attached. [] Additional documents in the chain of title are listed on a supplemental sheet. [] Copies of assignments or other documents in the chain of title are attached. [NOTE: A separate copy (i.e., the original assignment document or a true copy of the original document) must be submitted to Assignment Division in accordance with 37 CFR Part 3, if the assignment is to be recorded in the records of the USPTO. See MPEP 302.08] The undersigned (whose title is supplied below) is authorized to act on behalf of the assignee. -1122126001 Kevin Simons, Reg. No. 45,110 Date Typed or printed name (408) 474-9075 いつけれいつ Telephone number Signature

This collection of information is required by 37 CFR 3.73(b). The information is required to obtain or retain a benefit by the public which is to file (and by the USPTO to process) an application. Confidentiality is governed by 35 U.S.C. 122 and 37 CFR 1.14. This collection is estimated to take 12 minutes to complete, including gathering, preparing, and submitting the completed application form to the USPTO. Time will vary depending upon the individual case. Any comments on the amount of time you require to complete this form and/or suggestions for reducing this burden, should be sent to the Chief Information Officer, U.S. Patent and Trademark Office, U.S. Department of Commerce, P.O. Box 1450, Alexandria, VA 22313-1450. DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS. SEND TO: Commissioner for Patents, P.O. Box 1450, Alexandria, VA 22313-1450.

Patent Attorney

Title

If you need assistance in completing the form, call 1-600-PTO-9199 and select option 2.

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

First Named Inventor: TOLKIEHN, Robert

Docket No.: DE02 0024 US

PTO Application No.:

Conf.:

Art Unit:

Date Filed:

Examiner:

Title: Circuit configuration and method of generating the drive signal of the deflection

transistor of a cathode ray tube

Mail Stop DD Commissioner for Patents P.O. Box 1450, Alexandria, VA 22313-1450

TRANSMITTAL OF INFORMATION DISCLOSURE STATEMENT UNDER 37 CFR §1.97

Sir:

Enclosed in this transmittal is an "Information Disclosure Statement by Applicant" and a copy of each of the documents listed thereon. These documents are considered to be relevant in that they have been cited as an "X" or "Y" document in a foreign Patent Office search report on a foreign counterpart application, a copy of which report is also enclosed.

I hereby certify that these documents were cited in said search report not more than three (3) months prior to the filing of this information disclosure statement.

This disclosure is not an admission that any of these documents is material to or even prior art with respect to the above-referenced application.

The Commissioner is hereby requested and authorized pursuant to 37 CFR §1.136(a)(3), to treat any concurrent or future reply in this application requiring a petition for extension of time for its timely submission, as incorporating a petition for extension of time for the appropriate length of time. Please charge any additional fees which may now or in the future be required in this application, including extension of time fees, but excluding the issue fee unless explicitly requested to do so, and credit any overpayment, to Deposit Account No. 14-1270.

Date:	112212000	Respectfully submitted,
		By Clan Som
	·	Kevin Simons, Reg. No. 45,110 Philips Electronics North America Corp. 1109 McKay Drive, M/S-41SJ, San Jose, CA 95131 (408) 474-9075
		CERTIFICATE OF MAILING at this correspondence is being deposited with the United States light posters for first class mail in an expensor addressed to

(Signature)

4-223 3-1450" on the date

Documents (rev. 3/03).

"Commissioner for Patents, P.O. Box 1450, Alexandria V

indicated below

	Application Number	
·	Filing Date	
INFORMATION DISCLOSURE	First Named Inventor	TOLKIEHN, Robert
STATEMENT BY APPLICANT	Art Unit	
	Examiner Name	
	Attorney Docket Number	DE02 0024 US

U.S. PATENT DOCUMENTS							
Examiner Initals*	Cite No.	Document Number NoKind Code ² (if known)	Publication Date MM-DD-YYYY		Pages, Columns Lines, Where Relevant Passages or Relevant Figures Appear		
		us- US 4 951 910	05-27-1986	LAI, STEPHEN, ET AL			
		US-					
		US-					
		US-					
		US-					
		US-					

	FOREIGN PATENT DOCUMENTS								
Examiner Initials*	Cita No.	Document Number (ctry-nokind*, if known)	Publication Date MM-DD-YYYY	Name of Patentae or Applicant of cited document	Pages, Columns Lines, Where Relevant Passages or Relevant Figures Appear	14			
		DE 42 40 876	06-17-1993	FERNSLER, RONALD E., ET AL					
		EP 0 449 130	10-02-1991	CHRISTOPHER, TODD J.		1			
	<u> </u>								
					· · · · · · · · · · · · · · · · · · ·	Т			
<u> </u>						T			

NON-PATENT LITERATURE DOCUMENTS					
Examiner Initiats"	Cite No.	include name of the author (in cupital letters), title of the erticle (when appropriate), bite of the item (book, magazine, journal, earlal, symposium, catalog, etc.), date, page(s), volume-issue number(s), publisher, city and/or country where published.	70		
			十		
			\downarrow		
			Ì		
			T		

Examiner	Data	
	Date	<u> </u>
Signature	Considered	
	COLISIONE	

Documents (rev. 3/03)

^{*} EXAMINER: Initiat if reference considered, whether or not challon is in conformance with MPEP 609. Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.

and not considered. Institute copy or this form wan rest; communication to applicate.

1 Unique diation designation number. 2 See statched Kinds of U.S. Patent Documents. 3 Enter Office that issued the document, by the two-letter code (WPO Standard ST.3). 4 For Japanese patent documents, the indication of the year of the reign of the Emparor must precede the size in number of the patent document. 3 Kind of document by the appropriate symbols as indicated on the document under WiPO Standard ST. 16 if possible. 4 Applicant is to place a check mark here if English language Translation is attached.

	IN LERNATIONAL SEARCH H	EPOHT (
			PCT/IB 03	/00183
A CLASS	FICATION OF SUBJECT MATTER H04N3/16		· · · · · · · · · · · · · · · · · · ·	
	o International Patent Classification (IPC) or to both national classificat	on and IPC		
	SEARCHED			
IPC 7	ocumentation searched (describialion existem followed by charifoldion HO4N	т вустости		
	filon seasoched other them relationing documentation to the estant that su			
	tale best consulted during the international search (norms of data best	end, where practical	search terms used	0
Ero-111	ternal, PAJ, IBM-TDB			
C. DOCUM	ENTS CONSIDERED TO BE RELEVANT			<u> </u>
Category *	Citation of cocument, with indication, where appropriate, of the season	værit passages		Pleidwint to distra No.
x ·	DE 42 40 876 A (THOMSON CONSUMER ELECTRONICS) 17 June 1993 (1993-0)	5 17)		1-4,B
A	column 3, line 49 -column 4, line figure 3			10-12
х	US 4 591 910 A (LAI STEPHEN H ET	AL)		I-4,8
A	27 May 1986 (1986-05-27) column 2, line 41-64; figure 1			10–12
X	EP 0 449 130 A (THOMSON CONSUMER ELECTRONICS) 2 October 1991 (1991-	1-4,8		
A	column 1, line 1-7; figure 1	,		1012
A	US 4 968 919 A (OLIVER KIRK D) 6 November 1990 (1990-11-05) column 3, line 44 -column 4, line	4.		1,4,8, 10-12
	figure 3A	7,		
<u> </u>	her documents are listed in the continuation of box C.	X Palent leasily	meunbers are listed	lo series.
* Special ca	Shed after the Inte	melleral tiling date		
CON-SHI	ent defining the general state of the ant which he not bred to be of particular misseance to a particular misseance to a mission of the laternational to a particular of the laternational of the laternation of the l	or printity data and not it constict with this application but obtain to indemine the principle or theory tenderlying the invention. "If document of particular printings: the claimed invention dennet be considered nevel or current be considered to		
"L" decums which citation	is cited to exhibits the publication date of enother ————————————————————————————————————	Antitro de internet de propinto de compet à 1600 desc Tipo de compet d'antitro de compet de compet de competencia		
"O' decement returns to an oral disclosure, use, exhibition or cheument is combined with one ofter means in the combination being of the sit. "P' document published prior to the international filiag cipts but			manos desig covos	na to a person sessed
laster than the priority date obtained "8" document insulater of the pame Date of the actual completion of the international search Date of the actual completion of the international search				
1	1 April 2003	22/04/2		• •
Name and r	Tailing address of the ISA. European Palant Oliton, P.B. 5878 Parenthien 2 NL - 2280 HV Filper[k	Authorized critices		
L	Tel. (+371-70) 340-2040, Ts. 31 651 epo el. Fac: (+31-70) 340-3016	Wahba,	A	

INTERNATIONAL SEARCH REPORT

patent lamily s	BOUDELE
-----------------	---------

PCT/IB 03/00183

Patent document Per ched in search report		Publication date		Patent family member(s)	Publication class
DE 4240876	A	17-06-1993	CN	1074320 A .B	14-07-1993
			DΕ	4240876 A1	17-06-1993
			GB	2262408 A ,B	16-06-1993
			JP	5308539 A	19-11-1993
			KR	256160 B1	15-05-2000
			บร	53 293 67 A	12-07-1994
US 4591910	A	27-05-1986	NONE		
EP 0449130	A	02-10-1991	AT	180613 7	15-06-1999
			BR	9101207 A	05-11-1991
			CA	2038780 A1	27-09-1991
			CA	2038780 C	24-10-1995
			CN	1055455 A ,B	16-10-1991
			CS	9100801 A2	12-11-1991
			DE	69131262 D1	01-07-1999
			DE	69131262 T2	23-09-1999
•			EP	0449130 A2	02-10-1991
			ES	2131500 T3	01-08-1999
			FI	911423 A	27091991
			JP	7079360 A	20-03-1999
•			KR	230155 B1	15-11-1999
			PL	289592 A1	07-10-1991
			32	73958 A1	18-07-2000
•			RU	2108584 C1	10-04-1998
			TR	27621 A	13-06-1995
			US	5619276 A	0804-1997
US 4968919	A	06-11-1990	NONE	:	